![]() |
|
|
#1 |
|
May 2015
416 Posts |
I noticed one thing while using Prime95, it doesn't recognize my full L2 cache. I have an older Intel core 2 Quad Q6600 which has not one but two sets of 4MB L2 cache for a total of 8MB. Prime95 is only recognizing 4MB. Is there a setting that needs to be changed to let Prime95 recognize my full L2 cache? Could that cause instability issues?
|
|
|
|
|
|
#2 |
|
Aug 2002
North San Diego Coun
821 Posts |
Core2 Quads are actually 2 Core2 Duos held together by bailing wire. The L2 cache for each Core2 Duo is exclusive to that pair of processors.
Edit: Even if the cache were shared, the only communication between each pair is via the FSB, so cache access to another pair's cache would be about as slow as accessing main memory. Last fiddled with by sdbardwick on 2015-05-07 at 02:33 |
|
|
|
|
|
#3 |
|
P90 years forever!
Aug 2002
Yeehaw, FL
17×487 Posts |
Whether prime95 detects this as 4MB or 8MB will not make any difference in prime95's execution.
|
|
|
|
|
|
#4 |
|
Aug 2002
North San Diego Coun
82110 Posts |
Darn it, I wrote basically the same thing and it disappeared!
Oh well, better coming from the creator! No more posting from a tablet until I become more familiar with the quirks. Last fiddled with by sdbardwick on 2015-05-07 at 05:22 |
|
|
|
|
|
#5 |
|
May 2015
22 Posts |
Thank you that helps a lot.
|
|
|
|
![]() |
| Thread Tools | |
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| P95 is not recognizing my 5960X. | Akujik | Information & Answers | 1 | 2016-09-23 01:03 |
| 8k fft and L2 cache | pman | Information & Answers | 1 | 2012-05-23 14:00 |
| Prime95 and L2 Cache | RMAC9.5 | Hardware | 8 | 2008-10-29 19:07 |
| L2 cache question | Longshot | Hardware | 5 | 2005-10-26 23:55 |
| L3 cache. What could it buy us? | nomadicus | Hardware | 3 | 2003-08-09 22:23 |