mersenneforum.org  

Go Back   mersenneforum.org > Great Internet Mersenne Prime Search > PrimeNet > GPU to 72

Reply
 
Thread Tools
Old 2014-01-08, 23:19   #2619
chalsall
If I May
 
chalsall's Avatar
 
"Chris Halsall"
Sep 2002
Barbados

100110000000102 Posts
Default

Quote:
Originally Posted by TheMawn View Post
As far as I know, the "speed" at which bits are moved between the components is basically negligible.
Incorrect. Memory bandwidth can be very important.

As I discovered during this exercise, tuning your CPUs to your caches, and your memory, can increase your throughput significantly.
chalsall is online now   Reply With Quote
Old 2014-01-08, 23:23   #2620
tha
 
tha's Avatar
 
Dec 2002

2×11×37 Posts
Default

Well, I would like to know for example if it would make sense to use a X79 based motherboard. It has a quad channel memory instead of a dual channel memory. Does anyone have one?

I see serious differences between systems with identical processors. That may be just different memory speeds. If a 2,0 Ghz Xeon can outpace an ordinary quad core running at 2,4 Ghz by such a wide margin, I would like to know which component contributes what to the final results.
tha is offline   Reply With Quote
Old 2014-01-08, 23:28   #2621
TheMawn
 
TheMawn's Avatar
 
May 2013
East. Always East.

32778 Posts
Default

Quote:
Originally Posted by chalsall View Post
Incorrect. Memory bandwidth can be very important.
Oh no no I didn't mean that. I thought this discussion was about the bits moving between components (i.e. between the RAM and CPU). I know full well the importance of the RAM bandwidth (I need 20% faster RAM to unbottleneck myself, as a matter of fact)
TheMawn is offline   Reply With Quote
Old 2014-01-09, 00:15   #2622
kracker
 
kracker's Avatar
 
"Mr. Meeseeks"
Jan 2012
California, USA

23×271 Posts
Default

Quote:
Originally Posted by TheMawn View Post
Oh no no I didn't mean that. I thought this discussion was about the bits moving between components (i.e. between the RAM and CPU). I know full well the importance of the RAM bandwidth (I need 20% faster RAM to unbottleneck myself, as a matter of fact)
??

This is about that, what else? RAM moving within RAM?
kracker is offline   Reply With Quote
Old 2014-01-09, 03:48   #2623
TheMawn
 
TheMawn's Avatar
 
May 2013
East. Always East.

11·157 Posts
Default

I donno. The connections between the RAM and the CPU? Like the actual electrical signals moving across the board? To be fair I didn't exactly understand what the question meant.
TheMawn is offline   Reply With Quote
Old 2014-01-09, 03:58   #2624
kracker
 
kracker's Avatar
 
"Mr. Meeseeks"
Jan 2012
California, USA

23·271 Posts
Default

Now I'm confused too . Memory bandwidth is the memory moved from RAM to CPU, CPU to RAM, (chipset, HDD, blah blah)

Please tell me if I'm wrong, I'm not exactly the most knowing in this area.
kracker is offline   Reply With Quote
Old 2014-01-09, 15:19   #2625
LaurV
Romulan Interpreter
 
LaurV's Avatar
 
Jun 2011
Thailand

7×1,373 Posts
Default

Memory bandwidth is when bits move inside of my computers.
Blah blah blah is when bits move inside of your computers.
No matter from which component to which..
LaurV is offline   Reply With Quote
Old 2014-01-10, 01:43   #2626
blahpy
 
blahpy's Avatar
 
Jun 2013

107 Posts
Default

Quote:
Originally Posted by kracker View Post
??

This is about that, what else? RAM moving within RAM?
I think he's meaning latency between RAM and CPU (not the bandwidth), id est the fact that the signal can only travel at c (which is not an issue) and not the actual amount of data that can be transmitted in any given time.
blahpy is offline   Reply With Quote
Old 2014-01-11, 00:22   #2627
henryzz
Just call me Henry
 
henryzz's Avatar
 
"David"
Sep 2007
Cambridge (GMT/BST)

23×3×5×72 Posts
Default

Memory bandwidth is the total data throughput of the connection between ram and the cpu.
On a fast cpu it is possible to saturate this with only 3 cores. In this case four 3 Ghz cores would run as fast as four 4 Ghz cores because the memory bandwidth can only handle 12 Ghz of throughput in total.
The cpu caches have much higher bandwidth than ram but are usually way too small.
In the haswells there are a few chips with suffix R that have 128MB of eDRAM built into them as L4 cache. This has very high bandwidth but is not large enough for the tests done by GIMPS currently(for 4 tests at least). LLR tests could benefit massively as they are in general smaller and will fit in it.
Latency doesn't really matter that much for GIMPS because of the way it is optimized.
henryzz is offline   Reply With Quote
Old 2014-01-11, 00:47   #2628
chalsall
If I May
 
chalsall's Avatar
 
"Chris Halsall"
Sep 2002
Barbados

2×5×7×139 Posts
Default

Quote:
Originally Posted by henryzz View Post
Latency doesn't really matter that much for GIMPS because of the way it is optimized.
Happy to be corrected, but what I have found (empirically) is having each processor leverage on their individual immediate memory caches whenever possible is optimal.
chalsall is online now   Reply With Quote
Old 2014-01-11, 12:01   #2629
henryzz
Just call me Henry
 
henryzz's Avatar
 
"David"
Sep 2007
Cambridge (GMT/BST)

23·3·5·72 Posts
Default

Quote:
Originally Posted by chalsall View Post
Happy to be corrected, but what I have found (empirically) is having each processor leverage on their individual immediate memory caches whenever possible is optimal.
The difference between cache and ram might be worthwhile but the difference between 9-9-9-27 and 8-8-8-24 isn't very big.
henryzz is offline   Reply With Quote
Reply



Similar Threads
Thread Thread Starter Forum Replies Last Post
Status Primeinator Operation Billion Digits 5 2011-12-06 02:35
62 bit status 1997rj7 Lone Mersenne Hunters 27 2008-09-29 13:52
OBD Status Uncwilly Operation Billion Digits 22 2005-10-25 14:05
1-2M LLR status paulunderwood 3*2^n-1 Search 2 2005-03-13 17:03
Status of 26.0M - 26.5M 1997rj7 Lone Mersenne Hunters 25 2004-06-18 16:46

All times are UTC. The time now is 22:27.


Fri Jul 16 22:27:43 UTC 2021 up 49 days, 20:14, 1 user, load averages: 1.54, 2.23, 2.61

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.

This forum has received and complied with 0 (zero) government requests for information.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation.
A copy of the license is included in the FAQ.