![]() |
|
|
#34 |
|
Dec 2009
Peine, Germany
331 Posts |
|
|
|
|
|
|
#35 | |
|
Oct 2008
n00bville
2D816 Posts |
Quote:
|
|
|
|
|
|
|
#36 | |
|
Bamboozled!
"𒉺𒌌𒇷𒆷ð’€"
May 2003
Down not across
2A2216 Posts |
Quote:
A few weirdos, many of the inhabitants of this forum for example, would really love such a chip. Almost the entire population would have little or no use for it. Over 10 years ago I contributed to an IEEE workshop devoted to trends in high-performance computing in its various guises. Present were Intel and AMD hardware guys. I, and several others, said that what they would really like is a significant amount of memory as fast as the cpu could use it. Registers, in other words, or L1 cache at a pinch. "Significant" meant somewhere between 100Mbyte and 1Tbyte (may as well be optimistic!). Still waiting. Paul |
|
|
|
|
|
|
#37 | |
|
Jun 2010
Kiev, Ukraine
5710 Posts |
Quote:
|
|
|
|
|
|
|
#38 | |
|
(loop (#_fork))
Feb 2006
Cambridge, England
23×11×73 Posts |
Quote:
Last fiddled with by fivemack on 2010-11-17 at 00:44 |
|
|
|
|
|
|
#39 | |
|
Bamboozled!
"𒉺𒌌𒇷𒆷ð’€"
May 2003
Down not across
2A2216 Posts |
Quote:
Paul |
|
|
|
|
|
|
#40 |
|
Mar 2003
Melbourne
20316 Posts |
Cisco sell blades with dual xeon processors and 384GB of ram.
RAM on video cards has always been faster than main system ram sold at the time. (To my knowledge) The reason given was that it was cost reasons. But video cards as cheap as they are now - this reason doesn't seem to hold water these days. -- Craig |
|
|
|
|
|
#41 | |
|
Mar 2003
Melbourne
5×103 Posts |
Quote:
Doesn't that have the capability of improving 2x DP FP over current gen? Granted that it requires code development. -- Craig |
|
|
|
|
|
|
#42 | |
|
Dec 2009
Peine, Germany
331 Posts |
Quote:
An Itanium® processor implemented in 32nm CMOS with 9 layers of Cu contains 3.1 billion transistors. The die measures 18.2×29.9mm². The processor has 8 multi-threaded cores, a ring-based system interface and combined cache on the die is 50MB. High speed links allow for peak processor-to- processor bandwidth of up to 128GB/s and memory bandwidth of up to 45GB/s. |
|
|
|
|
|
|
#43 |
|
(loop (#_fork))
Feb 2006
Cambridge, England
23×11×73 Posts |
The pricing for Sandy Bridge has vaguely emerged, and it doesn't seem that the higher-end model is going at a painful premium: the i7/2600 (four cores, 3.4GHz, hyperthreading, 8 DP flops per cycle peak using AVX, though only dual-channel DDR3/1600 RAM) is $350 which is about what I paid for my i7/920 shortly after release.
|
|
|
|
|
|
#44 | |
|
"Jason Goatcher"
Mar 2005
66638 Posts |
Quote:
Anyone know how to calculate this sort of thing? |
|
|
|
|
![]() |
| Thread Tools | |
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Core i5 2500K vs Core i7 2600K (Linear algebra phase) | em99010pepe | Hardware | 0 | 2011-11-11 15:18 |
| How to retire one core in a dual-core CPU? | Rodrigo | PrimeNet | 4 | 2011-07-30 14:43 |
| Dual Core to Quad Core Upgrade | Rodrigo | Hardware | 6 | 2010-11-29 18:48 |
| exclude single core from quad core cpu for gimps | jippie | Information & Answers | 7 | 2009-12-14 22:04 |
| Optimising work for Intel Core 2 Duo or Quad Core | S485122 | Software | 0 | 2007-05-13 09:15 |