mersenneforum.org  

Go Back   mersenneforum.org > Great Internet Mersenne Prime Search > Hardware

Reply
 
Thread Tools
Old 2018-04-21, 18:59   #45
airsquirrels
 
airsquirrels's Avatar
 
"David"
Jul 2015
Ohio

11·47 Posts
Default

Quote:
Originally Posted by GP2 View Post
The f1.2xlarge instance type on AWS cloud is one Xilinx Virtex UltraScale+ VU9P, which has 1182K LUTs, which obviously is not quite as high-end as 2500K (which model has that many?). Current spot prices are about 50 cents an hour in Oregon or N. Virginia, which is $12/day (it was over $1 an hour a couple of months ago). But that's with no upfront cost, no additional charges for electricity, and four Xeon E5-2686 cores thrown in which could do LL testing or whatever else in parallel.

On the other hand, 4500W would be $10.80 a day for electricity assuming 10 cents / kWh, plus the upfront purchase costs for that array of GPUs plus supporting hardware.
Well you found one of my errors - I was glancing through the spec sheet and jotted down the marketing โ€œlogic cellsโ€ value rather than the LUTs for the VU9P. That certainly reduces the advantage a bit more. Interesting concept on the amazon instances though. If I created a bitstream for the VU9P it would certainly be easily deployable on those instances.
airsquirrels is offline   Reply With Quote
Old 2021-04-28, 00:06   #46
drkirkby
 
"David Kirkby"
Jan 2021
Althorne, Essex, UK

2·229 Posts
Default Has anyone used an FPGA for hunting for Mersenne primes?

A field programmable gate array (FPGA), which are made by companies such as Xilinx, may offer a way to test exponents quickly. They would probably outperform a GPU. I wonder if anyone has ever tried this? There are some quite low-cost (under $50) FPGA development system around, so it would probably be fairly inexpensive to try. However, the low cost ones would be too slow and have too little memory to test large exponents.


I am an electronics engineer, but my skills do not lie in digital design - I'm an RF/microwave engineer. As such, this is probably not something I would want to do, but I can see it could form a project for those motivated to do.


What I see as an obstacle is that the low-cost units don't have the building blocks of higher cost units, so maybe time spent programming a low-cost device will be largely wasted if a higher cost device allows for a completely different implementation.



Anyway, I'm sure such a project could make a BSc/MSc project for a student.



Dave
drkirkby is offline   Reply With Quote
Old 2021-04-28, 00:33   #47
Batalov
 
Batalov's Avatar
 
"Serge"
Mar 2008
San Diego, Calif.

32×7×163 Posts
Question

I am sure some Uni will welcome very much a generous donation that would allow funding such a BSc/MSc project.

Of course, you can try Verilog design in a garage. The software will cost more than the garage, though. The chips cost nothing - that's true.
Batalov is offline   Reply With Quote
Old 2021-04-28, 00:56   #48
drkirkby
 
"David Kirkby"
Jan 2021
Althorne, Essex, UK

1110010102 Posts
Default

Quote:
Originally Posted by Batalov View Post
I am sure some Uni will welcome very much a generous donation that would allow funding such a BSc/MSc project.
There must be plenty of academics on this site that could approach Xilinx about that. They would probably have a reasonable chance of success. When I worked in academia I got a decent(ish) DSP board from Texas Instruments.
Quote:
Originally Posted by Batalov View Post
Of course, you can try Verilog design in a garage. The software will cost more than the garage, though. The chips cost nothing - that's true.
I don't know what the software is like with the development kits, but it must be usable. There are open-source tools too.

I have very little knowledge of these things, but I think the use of an FPGA is at least worthy of consideration.

Dave

Last fiddled with by drkirkby on 2021-04-28 at 00:57 Reason: Remove excess apaces this forum inserts
drkirkby is offline   Reply With Quote
Old 2021-04-28, 02:26   #49
LaurV
Romulan Interpreter
 
LaurV's Avatar
 
"name field"
Jun 2011
Thailand

41×251 Posts
Default

I have tried in the past to make a 96-bits modular multiplier/squarer using a Spartan kit that my colleagues "discarded" after use, but I stopped because my VHDL knowledge sucks, and the learning curve needs more time than I can afford (or a better mind, haha). I chose 96 because of it divides nicely, and there are 16-, 32-, and especially 24-bits hardware multipliers in almost all of those FPGAs. The idea was to use some of those in a "karatsuba" fashion to multiply, do modular reduction (here I was on mined terrain, it needs a lot of experiments to get it right and fast), then expand the mulmod later into a powmod, and at the end, tackle the TF task. People around me who knows more about the subject tells me that such "enterprise" is not complicate, but the calculus we made would raise to about $8000 or more, to have a board that would do the equivalent work of a water-cooled 2080Ti (i.e. about 4.3THzDays/Day). So, we gave up. Unless you have the money to go for the ASICs, it doesn't really worth, and if you DO have the money, better make mining rigs...

Last fiddled with by LaurV on 2021-04-28 at 02:30
LaurV is offline   Reply With Quote
Old 2021-04-28, 04:25   #50
VBCurtis
 
VBCurtis's Avatar
 
"Curtis"
Feb 2005
Riverside, CA

133368 Posts
Default

Quote:
Originally Posted by drkirkby View Post
I have very little knowledge of these things, but I think the use of an FPGA is at least worthy of consideration.
Dave
Straight from the Dilbert book of management, this. Doubly so when it's used a a reply to someone who *does* have knowledge of these things indicating that it has (a) been thought of before and (b) isn't cost-effective.
VBCurtis is online now   Reply With Quote
Old 2021-04-28, 07:54   #51
drkirkby
 
"David Kirkby"
Jan 2021
Althorne, Essex, UK

2·229 Posts
Default

Quote:
Originally Posted by VBCurtis View Post
Straight from the Dilbert book of management, this. Doubly so when it's used a a reply to someone who *does* have knowledge of these things indicating that it has (a) been thought of before and (b) isn't cost-effective.
I think you must be in a time-warp, as I wrote the comment

"I have very little knowledge of these things, but I think the use of an FPGA is at least worthy of consideration."

about it worth trying about 1.5 hours before LaurV said he had tried a Spartan kit and concluded it is was not cost-effective.

Last fiddled with by drkirkby on 2021-04-28 at 07:55
drkirkby is offline   Reply With Quote
Old 2021-04-28, 11:56   #52
xilman
Bamboozled!
 
xilman's Avatar
 
"๐’‰บ๐’ŒŒ๐’‡ท๐’†ท๐’€ญ"
May 2003
Down not across

2×17×347 Posts
Default

Quote:
Originally Posted by Batalov View Post
I am sure some Uni will welcome very much a generous donation that would allow funding such a BSc/MSc project.

Of course, you can try Verilog design in a garage. The software will cost more than the garage, though. The chips cost nothing - that's true.
A few years ago I went on a one-day course in FPGA design. The software cost absolutely nothing and the hardware a few quid.

Designed a 9600baud UART (well a UAT as there wasn't time for the R portion) and tweaked a RISC-V design which ran a full Linux on said chip.

Last fiddled with by xilman on 2021-04-28 at 11:57 Reason: Fixed, punctuation.
xilman is online now   Reply With Quote
Old 2021-04-28, 14:40   #53
drkirkby
 
"David Kirkby"
Jan 2021
Althorne, Essex, UK

2×229 Posts
Default

Quote:
Originally Posted by xilman View Post
A few years ago I went on a one-day course in FPGA design. The software cost absolutely nothing and the hardware a few quid.

Designed a 9600baud UART (well a UAT as there wasn't time for the R portion) and tweaked a RISC-V design which ran a full Linux on said chip.
I recall years ago someone telling me that writing code for FPGAs was a career in itself, or words to that effect. I forget the exact wording, but the implication was this was a specialised skill. So I was somewhat surprised some years later when I was at a medical physics lecture, where someone had used an FPGA is a small part in a much bigger project. He was a medical physicist.

I'm guessing that FPGAs are something where you can dip your foot into the water using cheap hardware and free software, but also a professional would be paid well, use expensive hardware & software.
drkirkby is offline   Reply With Quote
Old 2021-04-28, 14:45   #54
retina
Undefined
 
retina's Avatar
 
"The unspeakable one"
Jun 2006
My evil lair

6,793 Posts
Default

Digging ditches is also a career in itself. But amateurs can also partake in the fun if they wish.

If you want a fantastic ditch dug quickly, hire a professional. If you want to spend no money and lots of time farting about with a shovel to create a ditch that does its job only under a narrow range of special conditions then you can do it yourself.
retina is offline   Reply With Quote
Old 2021-04-28, 14:55   #55
kriesel
 
kriesel's Avatar
 
"TF79LL86GIMPS96gpu17"
Mar 2017
US midwest

24·3·163 Posts
Default

Quote:
Originally Posted by drkirkby View Post
I'm guessing that FPGAs are something where you can dip your foot into the water using cheap hardware and free software.
Go for it.
It took only seconds online to find:

https://www.intel.com/content/www/us.../overview.html

https://www.ebay.com/sch/i.html?_fro...board&_sacat=0
kriesel is online now   Reply With Quote
Reply



Similar Threads
Thread Thread Starter Forum Replies Last Post
Intel Xeon E5 with Arria 10 FPGA on-package BotXXX Hardware 1 2016-11-18 00:10
FPGA based NFS sieving wwf Hardware 5 2013-05-12 11:57
Sugg. for work distr. based on Syd's database hhh Aliquot Sequences 2 2009-04-12 02:26
ECM/FPGA Implementation rdotson Hardware 12 2006-03-26 22:58
Number-theoretic FPGA function implementation suggestions? rdotson Hardware 18 2005-09-25 13:04

All times are UTC. The time now is 16:37.


Fri Jul 7 16:37:47 UTC 2023 up 323 days, 14:06, 1 user, load averages: 3.18, 2.64, 2.19

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2023, Jelsoft Enterprises Ltd.

This forum has received and complied with 0 (zero) government requests for information.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation.
A copy of the license is included in the FAQ.

โ‰  ยฑ โˆ“ รท ร— ยท โˆ’ โˆš โ€ฐ โŠ— โŠ• โŠ– โŠ˜ โŠ™ โ‰ค โ‰ฅ โ‰ฆ โ‰ง โ‰จ โ‰ฉ โ‰บ โ‰ป โ‰ผ โ‰ฝ โŠ โА โŠ‘ โŠ’ ยฒ ยณ ยฐ
โˆ  โˆŸ ยฐ โ‰… ~ โ€– โŸ‚ โซ›
โ‰ก โ‰œ โ‰ˆ โˆ โˆž โ‰ช โ‰ซ โŒŠโŒ‹ โŒˆโŒ‰ โˆ˜ โˆ โˆ โˆ‘ โˆง โˆจ โˆฉ โˆช โจ€ โŠ• โŠ— ๐–• ๐–– ๐–— โŠฒ โŠณ
โˆ… โˆ– โˆ โ†ฆ โ†ฃ โˆฉ โˆช โІ โŠ‚ โŠ„ โŠŠ โЇ โŠƒ โŠ… โŠ‹ โŠ– โˆˆ โˆ‰ โˆ‹ โˆŒ โ„• โ„ค โ„š โ„ โ„‚ โ„ต โ„ถ โ„ท โ„ธ ๐“Ÿ
ยฌ โˆจ โˆง โŠ• โ†’ โ† โ‡’ โ‡ โ‡” โˆ€ โˆƒ โˆ„ โˆด โˆต โŠค โŠฅ โŠข โŠจ โซค โŠฃ โ€ฆ โ‹ฏ โ‹ฎ โ‹ฐ โ‹ฑ
โˆซ โˆฌ โˆญ โˆฎ โˆฏ โˆฐ โˆ‡ โˆ† ฮด โˆ‚ โ„ฑ โ„’ โ„“
๐›ข๐›ผ ๐›ฃ๐›ฝ ๐›ค๐›พ ๐›ฅ๐›ฟ ๐›ฆ๐œ€๐œ– ๐›ง๐œ ๐›จ๐œ‚ ๐›ฉ๐œƒ๐œ— ๐›ช๐œ„ ๐›ซ๐œ… ๐›ฌ๐œ† ๐›ญ๐œ‡ ๐›ฎ๐œˆ ๐›ฏ๐œ‰ ๐›ฐ๐œŠ ๐›ฑ๐œ‹ ๐›ฒ๐œŒ ๐›ด๐œŽ๐œ ๐›ต๐œ ๐›ถ๐œ ๐›ท๐œ™๐œ‘ ๐›ธ๐œ’ ๐›น๐œ“ ๐›บ๐œ”