mersenneforum.org  

Go Back   mersenneforum.org > Great Internet Mersenne Prime Search > Hardware

Reply
 
Thread Tools
Old 2019-06-04, 22:48   #1
hansl
 
hansl's Avatar
 
Apr 2019

5×41 Posts
Default ARM SVE 2048 bit vector

I was reading a little bit about new(ish) ARM Scalable Vector Extension and thought it was interesting that the vector length can range from 128 up to 2048 bits, which is up to the chip implementer. Does anyone know if chips exist that use the full 2048bits, or if we are likely to see any in the near future?

How useful would this be for GIMPS style computations?
hansl is offline   Reply With Quote
Old 2019-06-04, 22:54   #2
retina
Undefined
 
retina's Avatar
 
"The unspeakable one"
Jun 2006
My evil lair

6,793 Posts
Default

Quote:
Originally Posted by hansl View Post
I was reading a little bit about new(ish) ARM Scalable Vector Extension and thought it was interesting that the vector length can range from 128 up to 2048 bits, which is up to the chip implementer. Does anyone know if chips exist that use the full 2048bits, or if we are likely to see any in the near future?

How useful would this be for GIMPS style computations?
Maybe if an algorithm can make a few passes over the data while it is still in the registers then it could benefit, but otherwise for large exponents there is still the need to get the data to/from the main memory over the slower external buses.

Also, all that extra computation work done per cycle will raise the temperature, so they might throttle during intensive computations and destroy any benefits.
retina is offline   Reply With Quote
Old 2019-06-05, 01:42   #3
rogue
 
rogue's Avatar
 
"Mark"
Apr 2003
Between here and the

1CAD16 Posts
Default

Quote:
Originally Posted by retina View Post
Maybe if an algorithm can make a few passes over the data while it is still in the registers then it could benefit, but otherwise for large exponents there is still the need to get the data to/from the main memory over the slower external buses.

Also, all that extra computation work done per cycle will raise the temperature, so they might throttle during intensive computations and destroy any benefits.
Depending upon the underlying instructions to manipulate data in those registers, something like this could greatly speed up sieving for programs built upon the mtsieve framework. Unfortunately I do not know ARM assembly nor do I have an ARM CPU to test any code on. If ARM had intrinsics, that could make a difference as it wouldn't require deep knowledge of assembly.

Last fiddled with by rogue on 2019-06-05 at 01:43
rogue is offline   Reply With Quote
Old 2019-06-05, 18:10   #4
ewmayer
2ω=0
 
ewmayer's Avatar
 
Sep 2002
República de California

267548 Posts
Default

I believe the 2048-bit-ness is by way of future-proofing the ISA more than "we expect someone to implement this soon", but I am reasonably hopeful of seeing some kind of broad-scale 256-bit deployment soon. There've been rumors of Apple switching their PCs to ARM, and a 256-bit implementation would make sense there. Also, smartphones keep getting data-hungrier.
ewmayer is offline   Reply With Quote
Old 2019-06-07, 13:13   #5
ldesnogu
 
ldesnogu's Avatar
 
Jan 2008
France

10010101012 Posts
Default

Quote:
Originally Posted by rogue View Post
If ARM had intrinsics, that could make a difference as it wouldn't require deep knowledge of assembly.
ARM does have intrinsics, but they obviously are different than the ones on Intel CPU, since an intrinsic more or less maps to an instruction of your CPU.


As far as SVE being able to handle up to 2048-bit, that means that registers can be that large depending on what the CPU designer decides. Once vector length is fixed, this doesn't mean your units will be able to process all the vector at once (think of AMD splitting 256-bit vectors into two pieces of 128-bit).


What SVE brings to the table is that the code doesn't have to be different depending on vector length, contrary to x86 where you need different code paths for 128-bit, 256-bit and 512-bit. Note that doesn't mean you'll get the fastest possible code with a single path on ARM, but that's another story.
ldesnogu is offline   Reply With Quote
Reply



Similar Threads
Thread Thread Starter Forum Replies Last Post
Initial vector in Lanczos Robert Holmes Miscellaneous Math 4 2010-09-11 01:34
Intel Advanced Vector Extensions (256-bit SSE) nuutti Programming 3 2008-04-08 18:01

All times are UTC. The time now is 16:34.


Fri Jul 7 16:34:45 UTC 2023 up 323 days, 14:03, 1 user, load averages: 2.28, 2.27, 1.99

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2023, Jelsoft Enterprises Ltd.

This forum has received and complied with 0 (zero) government requests for information.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation.
A copy of the license is included in the FAQ.

≠ ± ∓ ÷ × · − √ ‰ ⊗ ⊕ ⊖ ⊘ ⊙ ≤ ≥ ≦ ≧ ≨ ≩ ≺ ≻ ≼ ≽ ⊏ ⊐ ⊑ ⊒ ² ³ °
∠ ∟ ° ≅ ~ ‖ ⟂ ⫛
≡ ≜ ≈ ∝ ∞ ≪ ≫ ⌊⌋ ⌈⌉ ∘ ∏ ∐ ∑ ∧ ∨ ∩ ∪ ⨀ ⊕ ⊗ 𝖕 𝖖 𝖗 ⊲ ⊳
∅ ∖ ∁ ↦ ↣ ∩ ∪ ⊆ ⊂ ⊄ ⊊ ⊇ ⊃ ⊅ ⊋ ⊖ ∈ ∉ ∋ ∌ ℕ ℤ ℚ ℝ ℂ ℵ ℶ ℷ ℸ 𝓟
¬ ∨ ∧ ⊕ → ← ⇒ ⇐ ⇔ ∀ ∃ ∄ ∴ ∵ ⊤ ⊥ ⊢ ⊨ ⫤ ⊣ … ⋯ ⋮ ⋰ ⋱
∫ ∬ ∭ ∮ ∯ ∰ ∇ ∆ δ ∂ ℱ ℒ ℓ
𝛢𝛼 𝛣𝛽 𝛤𝛾 𝛥𝛿 𝛦𝜀𝜖 𝛧𝜁 𝛨𝜂 𝛩𝜃𝜗 𝛪𝜄 𝛫𝜅 𝛬𝜆 𝛭𝜇 𝛮𝜈 𝛯𝜉 𝛰𝜊 𝛱𝜋 𝛲𝜌 𝛴𝜎𝜍 𝛵𝜏 𝛶𝜐 𝛷𝜙𝜑 𝛸𝜒 𝛹𝜓 𝛺𝜔