Ice Lake Xeons (10nm, up to 40 cores)
 

[url]https://www.phoronix.com/scan.php?page=article&item=intel-xeon-icl&num=1[/url]


[list][*]10nm[*]Up to 40 cores[*]8 channel DDR4-3200[*]270W TDP[*]AVX-512[*]PCIe 4.0[/list]


The top intel part has 24 less cores than Epyc but intel has AVX-512 to its advantage. The 40 core part has 60MB of what I believe is L3 cache, if it's unified it may be a decent advantage for some workloads even if dwarfed in size by Epyc's 256MB. IMO a step in the right direction, the main question is how well they can mass produce it.

Other sources show 60MB L3, or typically 1.5MB/core of L3 plus 1.25MB/core of L2 which is non-inclusive so that will also count.

The cache is unified... as much as it was since Skylake server versions when the mesh layout was introduced. You're still going to have remote slices at varying distances so performance scaling isn't quite as good as it could be.

Ian Cutress of Anandtech had estimated die size and assuming same defect rate as TSMC's 7N process, came up with a figure of 56%. Of course, many of the non-perfect ones may be re-used as lower core count parts.

[QUOTE=M344587487;575336]

*]270W TDP
[/QUOTE]

Wow. You'll need an Ice Lake to keep it cool...

Zen 3 Epycs run to 280W TDP, and not limited to the top core count parts. Guess that is just where servers are currently.